

CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1,024 x 16

FEATURES:

- 25ns parallel port access time, 35ns cycle time
- 45MHz serial output shift rate
- Wide x16 organization offering easy expansion
- Low power consumption (50mA typical)
- Least/Most Significant Bit first read selected by asserting the <u>FL</u>/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- Dual-Port zero fall-through architecture
- Available in 28-pin 300 mil plastic DIP and 28-pin SOIC
- Industrial temperature range (-40°C to +85°C)

DESCRIPTION:

The IDT72105/72115/72125s are very high-speed, low-power, dedicated, parallel-to-serial FIFOs. These FIFOs possess a 16-bit parallel input port and a serial output port with 256, 512 and 1,024 word depths, respectively.

The ability to buffer wide word widths (x16) make these FIFOs ideal for laser printers, FAX machines, local area

networks (LANs), video storage and disk/tape controller applications.

Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/Almost-Full. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/Almost-Full Flag is available only in a single device mode.

The IDT72105/72115/72125 are fabricated using IDT's leading edge, submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of Mil-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co.

STATUS FLAGS

Number of Words in FIFO						
IDT72105	IDT72115	IDT72125	ਜ	AEF	HF	ĒF
0	0	0	н	L	Н	L
1–31	1–63	1–127	н	L	Н	Н
32–128	64–256	128–512	н	Н	Н	Н
129–224	257–448	513–896	н	н	L	Н
225–255	449–511	897–1023	Н	L	L	Н
256	512	1024	L	L	L	Н

2665 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	-50 to +50	mA
NOTE:			2665 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vін	Input HIGH Voltage	2.0		_	V
VIL ⁽¹⁾	Input LOW Voltage			0.8	V
ТА	Operating Temperature	-40		+85	°C

NOTE:

2665 tbl 04

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Industrial: VCC = $5.0V \pm 10\%$, TA = $-40^{\circ}C$ to $+85^{\circ}C$)

Symbol	Parameter	Min.	IDT72105 IDT72115 IDT72125 Industrial Typ.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	μA
ILO ⁽²⁾	Output Leakage Current	-10	_	10	μA
Vон	Output Logic "1" Voltage Io∪⊤ = −2mA ⁽³⁾	2.4	_	—	V
Vol	Output Logic "0" Voltage IOUT = 8mA ⁽⁴⁾	—	_	0.4	V
ICC1 ⁽⁵⁾	Active Power Supply Current	—	50	100	mA
ICC2 ^(5,6,7)	Standby Current $(\overline{W} = \overline{RS} = \overline{FL}/DIR = VIH; SOCP = VIL)$	_	4	8	mA
ICC3 ^(5,6,7)	Power Down Current		1	6	mA

NOTES:

- 1. Measurements with $0.4V \le VIN \le VCC$.
- 2. SOCP = VIL, $0.4 \leq VOUT \leq VCC$.
- 3. For SO, IOUT = -4mA.
- 4. For SO, IOUT = 16mA.
- 5. Tested with outputs open (IOUT = 0).
- $\overline{RS} = \overline{FL}/DIR = \overline{W} = Vcc 0.2V$; SOCP = 0.2V; all other inputs = Vcc 0.2. 6.
- 7. Measurements are made after reset.

2665 tbl 05

AC ELECTRICAL CHARACTERISTICS

(Industrial: VCC = $5V\pm10\%$, TA = $-40^{\circ}C$ to $+85^{\circ}C$)

			INDUSTRIAL				
			72105L25 72115L25 72125L25		7210 7211 7212	05L50 5L50 25L50	
Symbol	Parameter	Figure	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency		—	28.5		15	MHz
tSOCP	Serial Shift Frequency		—	50		40	MHz
PARALLE	L INPUT TIMINGS		-				
twc	Write Cycle Time	2	35	_	65		ns
twpw	Write Pulse Width	2	25	_	50		ns
twr	Write Recovery Time	2	10	_	15		ns
tDS	Data Set-up Time	2	12	_	15		ns
tDH	Data Hold Time	2	0	_	2	—	ns
tWEF	Write High to $\overline{\text{EF}}$ HIGH	5, 6	—	35		45	ns
tWFF	Write Low to FF LOW	4, 7	—	35		45	ns
tWF	Write Low to Transitioning $\overline{\text{HF}}$, $\overline{\text{AEF}}$	8	—	35	_	45	ns
twpf	Write Pulse Width After FF HIGH	7	25	_	50	—	ns
SERIAL	OUTPUT TIMINGS						
tSOCP	Serial Clock Cycle Time	3	20	_	25	—	ns
tsocw	Serial Clock Width HIGH/LOW	3	8	_	10	—	ns
tSOPD	SOCP Rising Edge to SO Valid Data	3	—	14		15	ns
tsohz	SOCP Rising Edge to SO at High-Z ⁽¹⁾	3	3	14	3	15	ns
tsolz	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	3	3	14	3	15	ns
tSOCEF	SOCP Rising Edge to $\overline{\text{EF}}$ LOW	5, 6	—	35		45	ns
tSOCFF	SOCP Rising Edge to \overline{FF} HIGH	4, 7	—	35	_	45	ns
tSOCF	SOCP Rising Edge to Transitioning HF, AEF	8	—	35	_	45	ns
tREFSO	tREFSO SOCP Delay After EF HIGH		35	_	65	_	ns
RESET	FIMINGS						
tRSC	Reset Cycle Time	1	35	_	65	_	ns
tRS	Reset Pulse Width	1	25	_	50	_	ns
tRSS	Reset Set-up Time	1	25		50		ns
trsr	Reset Recovery Time	1	10	—	15		ns
EXPANSI	ON MODE TIMINGS		-				
tFLS	\overline{FL} Set-up Time to \overline{RS} Rising Edge	9	7	_	8	_	ns
tFLH	\overline{FL} Hold Time to \overline{RS} Rising Edge	9	0	_	2	_	ns
tDIRS	DIR Set-up Time to SOCP Rising Edge	9	10	_	12		ns
tdirh	DIR Hold Time from SOCP Rising Edge	9	5	_	5		ns
tSOXD1	SOCP Rising Edge to RSOX Rising Edge	9	—	15	—	17	ns
tSOXD2	SOCP Rising Edge to RSOX Falling Edge	9	—	15	_	17	ns
tsixs	RSIX Set-up Time to SOCP Rising Edge	9	5		8	_	ns
tSIXPW	RSIX Pulse Width	9	10	_	15	_	ns

NOTE:

1. Values guaranteed by design.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A
	2665 tbl 07

CAPACITANCE (TA = +25°C, f = 1.0MHz)

	Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
	Cin	Input Capacitance	VIN = 0V	10	pF
	Соит	Output Capacitance	Vout = 0V	12	pF
N	OTE.				2005 441 0

NOTE:

1. Characterized values, not currently tested.

FUNCTIONAL DESCRIPTION

Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin (\overline{FL}) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do-15 input data lines. A write cycle is initiated on the falling edge of the Write (\overline{W}) signal provided the Full Flag (\overline{FF}) is not asserted. If the \overline{W} signal changes from HIGH-to-LOW and the Full Flag (\overline{FF}) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. On the rising edge of \overline{W} , the write pointer





or equivalent circuit

Figure A. Output Load

*Includes jig and scope capacitances.

is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ($\overline{\text{EF}}$) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the \overline{FL} /DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.



NOTES:

- 1. EF, FF, HF and AEF may change status during Reset, but flags will be valid at trsc.
- 2. SOCP should be in the steady LOW or HIGH during tRss. The first LOW-HIGH (or HIGH-LOW) transition can begin after tRsR.

Figure 1. Reset

		Inputs		Internal Status		Outputs	
Mode	RS	Ē	DIR	Read Pointer	Write Pointer	ĒF	FF, FF
Reset-First Device	0	0	Х	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	Х	Location Zero	Location Zero	0	1
Read/Write	1	Х	0,1	Х	Х	Х	Х
NOTE: 2665 tbl 10							

1. RS = Reset Input, FL/FIR = First Load/Direction, EF = Empty Flag Output, HF = Half- Full Flag Output, FF = Full Flag Output.

Table 2. Reset and First Load Truth Table–Width/Depth Compound Expansion Mode



Figure 13. A 3K x 32 Parallel-to-Serial FIFO using the IDT72125

ORDERING INFORMATION

